Hardware Description Languages for FPGA Design

The University of Colorado Boulder, situated against the stunning backdrop of the Rocky Mountains, is a flagship institution renowned for its academic excellence, research prowess, and vibrant campus life. CU Boulder has evolved into a hub of innovation and intellectual exploration. The university offers a diverse range of undergraduate, graduate, and professional programs across various disciplines, encouraging students to pursue their passions and make meaningful contributions to society. At CU Boulder, students engage with world-class faculty who are leaders in their fields, fostering an environment that promotes critical thinking and creativity. The campus is a melting pot of ideas and cultures, providing a rich tapestry of experiences for students. With a commitment to sustainability and a focus on cutting-edge research, the University of Colorado Boulder continues to be a beacon of higher education, preparing students to navigate the complexities of our ever-changing world.

This course can also be taken for academic credit as ECEA 5361, part of CU Boulder’s Master of Science in Electrical Engineering degree.Hardware Description Languages for Logic Design enables students to design circuits using VHDL and Verilog, the most widespread design methods for FPGA Design. It uses natural learning processes to make learning the languages easy. Simple first examples are presented, then language rules and syntax, followed by more complex examples, and then finally use of test bench simulations to verify correctness of the designs. Lecture presentations are reinforced by many programming example problems so that skill in the languages is obtained. After completing this course, each student will have fundamental proficiency in both languages, and more importantly enough knowledge to continue learning and gaining expertise in Verilog and VHDL on their own.